FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-06-2003, 05:07 PM
Jeff
Guest
 
Posts: n/a
Default Question about sampling rate in adaptive antenna?

Hi,
I posted a question about the sampling rate in adaptive antenna (see
the following link).

http://groups.google.ca/groups?hl=en...oogle%2BSearch

Today I see a post about fading simulation in the link:
http://groups.google.ca/groups?hl=en...p%253Dcomp.dsp

The second answer in the above link said the sampling rate should be
at least 4 times the symbol rate in his Matlab experiment.
I think if the simulation has this high sampling rate requirement, in
practical hardware implementation experiments (not computer software
simulation) the same requirement should also be used. Anyone have the
answer to my question?



Thanks in advance.
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Re: choosing a sampling rate lesser than nyquist rate(sub nyquist rate) Ian DSP 2 07-10-2003 09:35 AM
Re: choosing a sampling rate lesser than nyquist rate(sub nyquist rate) Glen Herrmannsfeldt DSP 0 07-09-2003 07:31 AM
Re: choosing a sampling rate lesser than nyquist rate(sub nyquist rate) Paavo Jumppanen DSP 0 07-09-2003 05:47 AM
Re: choosing a sampling rate lesser than nyquist rate(sub nyquist rate) jim DSP 0 07-09-2003 01:46 AM
Re: choosing a sampling rate lesser than nyquist rate(sub nyquistrate) robert bristow-johnson DSP 0 07-08-2003 05:44 PM


All times are GMT +1. The time now is 03:25 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved