FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-18-2006, 04:40 PM
shalinish
Guest
 
Posts: n/a
Default pulse shaping filter

i have to design a pulse shaping filter for FDD W-CDMA .
the spec specifies an sqrt RRC with Tc=.26501 us and alpha =0.22 and i a
using an upsampling factor of 4 . it specified the ACLR as 33 db. i wan
to know what should be ACLR at pulse shaping filter ( i have seen som
paper and they have designed pulse shaping filter with 58 dB of ACLR ) .

and besides this i want to know the procedure to calculate the bandwidt
of the PSF . i have seen some papers they define bandwidth as where 90
of signal power is contained . i want to know how do i calculate it usin
MATLAB .

i was thinking of calculating it as the threshold where phase respon
becomes nonlinear or where the attenuation is less that that of stop ban
whichever is less .

also i was using kaiser window with Beta =1.5 following sqrt RRC .
but there is not much improvement in the ripple .


and also i want to how to calculate EVM as defined in FDD-WCDMA spec .













Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Half Sine pulse shaping filter question roger.kp DSP 10 03-21-2006 03:44 PM
Oversampling algorithm for root raised cosine pulse shaping filter chowash DSP 3 03-13-2006 09:24 AM
OQPSK with Pulse Shaping ckiancho DSP 0 03-24-2005 01:34 AM
Re: Digital COMM -- Pulse Shaping Filter Design Fred Marshall DSP 0 08-20-2003 07:01 PM
Re: Digital COMM -- Pulse Shaping Filter Design Eric Jacobsen DSP 0 08-20-2003 06:22 PM


All times are GMT +1. The time now is 03:02 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved