 |
FPGA CentralWorld's 1st FPGA Portal |
|
|
|
|||||||
| DSP comp.dsp newsgroup, mailing list |
|
|
|
 |
|
|
LinkBack | Thread Tools | Display Modes |
06-24-2003, 09:20 AM
|
|||
|
|||
Nguyen's Quadratic Constrained Least Squares
Does anyone have Matlab code which implements Nguyen's [1] Quadratic
Constrained Least Squares (QCLS) prototype design for cosine modulated filterbanks (CMFB)? He references Fortran routines, and I really couldn't be bothered switching platforms from Matlab to Fortran development. I already have a solution based on Matlab's nonlinear optimization toolbox, but this does not exploit the quadratic nature of the problem (apart from user provided Gradient and Hessian). Cheers DD [1] T. Q. Nguyen, "Digital Filter Bank Design Quadratic-Constrained Formulation", IEEE Trans. Signal. Process., vol. 43, no. 9, pp. 2103--2108, Sept. 1995. 
|
|
06-24-2003, 02:11 PM
|
|||
|
|||
|
Re: Nguyen's Quadratic Constrained Least Squares
In article <[email protected] >,
[email protected] (porterboy) wrote: > Does anyone have Matlab code which implements Nguyen's [1] Quadratic > Constrained Least Squares (QCLS) prototype design for cosine modulated > filterbanks (CMFB)? He references Fortran routines, and I really > couldn't be bothered switching platforms from Matlab to Fortran > development. > > I already have a solution based on Matlab's nonlinear optimization > toolbox, but this does not exploit the quadratic nature of the problem > (apart from user provided Gradient and Hessian). You could try sending an e-mail to him... [email protected] HTH, KP -- Remove _me_ for e-mail address
|
|
06-25-2003, 09:33 AM
|
|||
|
|||
|
Re: Nguyen's Quadratic Constrained Least Squares
> You could try sending an e-mail to him...
> > [email protected] I could, I suppose... I imagine he's a busy man. I'll do a bit more searching around before I pester him. Thanks anyway... DD
|
|
| Bookmarks |
«
Re: Is there anybody working with the DLP Tecnology of Texas Instruments.
|
Re: Which audio format is used between ICs?
»
| Thread Tools | |
| Display Modes | |
Linear Mode
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| Using Constrained Integer instead of SLV | rickman | VHDL | 14 | 05-15-2008 04:59 AM |
| Constrained-random verification. | Slawek Grabowski | VHDL | 2 | 10-26-2006 04:58 PM |
| pass through clocks not constrained | Rudolf Usselmann | FPGA | 0 | 12-08-2004 05:15 AM |
| Constrained Random Value in verilog | whizkid | FPGA | 5 | 10-20-2004 10:38 AM |
| Constrained Random Value in verilog | whizkid | Verilog | 5 | 10-20-2004 10:38 AM |
All times are GMT +1. The time now is 02:55 AM.
