FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-14-2008, 04:49 PM
rogerdff
Guest
 
Posts: n/a
Default More info

First of all, thanks for the replies so far.

Actually, we need to develop a final product with all the embedde
hardware designed in a case: PCB for the controller and for th
input/output modules.

The NI solution is very interesting and fast, but as far as I coul
understand I will have to start from "zero" to design the final hardware.

For this reason, it is important to start working with a development ki
that offers most of the needed devices.

The Labview is being considered to develop a prototype. A DAC board i
being considered to generate the analog signals (simulating a conditione
signal) used for the ADC inputs. Then, the digitalized signal is going t
be fed (using SPI, Parallel, etc) to the controller.

For the controller, I have seen so far two options:
1. From Atmel, the DIOPSIS 940HF
2. From TI, the TMS320F3812
cause both combine DSP and uC.

For the ADC, I am looking for an evaluation board that offers simultaneou
sampling for many channels (preferably as many as possible, since we nee
at least 40 analog channels). So far, I found some options from TI:
- ADS8365, but uses parallel output
- ADS1178, that uses SPI

Since a lot of data is to be stored, it is also important to have at leas
16-32Mb of SRAM, and a higher mass storage media such as SD cards o
2-4GB.

Digital input varying from 24 to 250Vdc is also needed: at least 2 time
the number of analog channels, which means at least 80 DI. Again, for th
prototype, a DO board with Labview is being considered.

Digital output for alarm purposes is also considered.

Communications features (Ethernet, USB) is basic requirement, as it i
also a keypad, LCD, etc.

When the prototype with the "final" firmware is designed, then the fina
PCB input modules together with the controller PCB will be developed. Th
test will be carried out using a digital box capable to generate the rea
analog values coming from the field: currents ranging from 1 to 20pu (1 p
equals to 1 or 5A) and voltages ranging from 1 to 2pu (1 pu equals to 66 o
115V).

But for prototyping, the ADC board and the controller are the critica
hardware components that I need to define until next week.

Well, that is the "architecture" we have envisaged so far. Any ideas ar
welcomed.

Hope I was clear enough. Any other detail, please, just ask me.

Thanks again for all.
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
ridgelets info akdas DSP 1 02-24-2006 03:48 PM
want info ahmad DSP 77 05-07-2005 03:37 AM
Xilinx DB-01 info? John Patrick FPGA 3 02-16-2004 03:23 AM
WTD: info on AMD palce22v10 hamilton FPGA 17 01-24-2004 06:32 AM


All times are GMT +1. The time now is 01:57 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved