FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-24-2004, 05:29 PM
dubravko
Guest
 
Posts: n/a
Default MDCT via FFT, computation of rotation coefficients

Hi all,

I am looking into algorithm for computing MDCT via FFT which requires pre-
and post- rotation operations on complex data.
These computations are done in recursive fashion for example :
cfreq = cos ( 2 * PI / N );
sfreq = sin ( 2 * PI / N );
c = cos ( 2 * PI / 8N );
s = sin ( 2 * PI / 8N );
for (i = 0; i < N / 4; i++)
{
//Pre-rotation of input using values of c and s
Pre-rotation();

//Use recurrence to prepare cosine and sine for next iteration
cold = c;
c = c * cfreq - s * sfreq;
s = s * cfreq + cold * sfreq;
}

Is there a way how to avoid this recursive computation of c and s (and avoid
build-up of inacuracies due to use of a fixed point implementation), or
avoid use of a pre-computed look-up table (not much data space either) ?
Is there any way of reusing (some) values from FFT pre-twidle table (of
length N/2) :
w_i = cos( 2*PI*i / N )

thanks for discussion,
dubravko



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
[NCsim] How to force re-computation ? Olivier FAURAX Verilog 2 10-06-2005 07:10 PM
cpu time of the computation Terrence Mak FPGA 2 03-02-2004 06:16 AM
Computation Cost for 2 biquad IIR domistep DSP 1 02-27-2004 01:32 AM
Re: hardware image processing - log computation Stan FPGA 1 09-20-2003 12:58 AM


All times are GMT +1. The time now is 03:29 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved