FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-15-2006, 02:12 AM
sylvain
Guest
 
Posts: n/a
Default LFSR sequence

Hello everyone,

when using an LFSR, for each clock cycle step we get a value, making
a pseudo random sequence.
Is it possible to derive an inverse function which would return
sequentially at each step j, the step number which generated the
number j with the LFSR?


Any explanations or pointers to theory or examples would be appreciated
Thanks
Sylvain



Reply With Quote
  #2 (permalink)  
Old 01-15-2006, 02:20 AM
Vladimir Vassilevsky
Guest
 
Posts: n/a
Default Re: LFSR sequence



sylvain wrote:
> Hello everyone,
>
> when using an LFSR, for each clock cycle step we get a value, making
> a pseudo random sequence.
> Is it possible to derive an inverse function which would return
> sequentially at each step j, the step number which generated the
> number j with the LFSR?


The inverse is the logariphm operation in GF. There is no easy way to
compute it.

> Any explanations or pointers to theory or examples would be appreciated


R. Blahut "Theory and practice of the error control codes"

Vladimir Vassilevsky

DSP and Mixed Signal Design Consultant

http://www.abvolt.com
Reply With Quote
  #3 (permalink)  
Old 01-15-2006, 04:08 AM
Tom St Denis
Guest
 
Posts: n/a
Default Re: LFSR sequence


Vladimir Vassilevsky wrote:
> sylvain wrote:
> > Hello everyone,
> >
> > when using an LFSR, for each clock cycle step we get a value, making
> > a pseudo random sequence.
> > Is it possible to derive an inverse function which would return
> > sequentially at each step j, the step number which generated the
> > number j with the LFSR?

>
> The inverse is the logariphm operation in GF. There is no easy way to
> compute it.


Depends on the size of the LFSR. For a typical <100-bit LFSR it should
be fairly easy.

In cryptography GF(2^k)[x] was a choice [for a while] for
Diffie-Hellman but largely ignored because you needed much larger
fields (than for GF(p)) to achieve the same level of security.

But you are right, it isn't as trivial as just some table lookup.

Tom

Reply With Quote
  #4 (permalink)  
Old 01-16-2006, 08:18 AM
sylvain
Guest
 
Posts: n/a
Default Re: LFSR sequence


Thanks Vladimir , thanks Tom.

It would be at most a 12bit LFSR and I hopped that the resulting
circuitry, if achivable, would be smaller than a ROM.

Sylvain



Reply With Quote
  #5 (permalink)  
Old 01-17-2006, 03:35 AM
[email protected]
Guest
 
Posts: n/a
Default Re: LFSR sequence

sylvain wrote:
> Thanks Vladimir , thanks Tom.
>
> It would be at most a 12bit LFSR and I hopped that the resulting
> circuitry, if achivable, would be smaller than a ROM.
>
> Sylvain


Not quite actually. The output of a lfsr is a*(alpha)^j for the jth
secquence, where a is the seed and alpha is the primitive element. So,
you need to divide by 'a' and then take logarithm. Ofcourse if a =
000..1, then division by 1 is trivial and hence only taking log
suffices.

-rajesh

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
LFSR mn19 VHDL 1 06-12-2007 04:12 PM
LFSR code [email protected] VHDL 4 03-28-2007 09:36 PM
up down lfsr jams FPGA 2 02-21-2007 07:03 PM
Digital Filter testing with LFSR Abdul DSP 1 01-27-2005 02:07 AM
LFSR Spartan815 VHDL 10 01-29-2004 11:32 PM


All times are GMT +1. The time now is 12:50 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved