FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > DSP
How to design a DFE equalizer?

DSP comp.dsp newsgroup, mailing list

LinkBack

Thread Tools

Display Modes

#1 (permalink)

09-07-2006, 07:51 PM

Guest

Posts: n/a

How to design a DFE equalizer?

Hi,
I want to know how to design a DFE equalizer. In some text books, it
gives the formular but I don't know how to calculate the correlation
and cross correlation matrix. On the other hand, some material gives
formular when one have the received training samples. My situation is
that I know the channel impulse response (of course, this is a
assumption). How to design a DFE with the criterion of MMSE? And
further how to design a DFE in the MIMO? In MIMO, we want to use DFE to
detect the highest S/N signal first, then the second... Any comments
are highly appreciated. Thanks.

Bookmarks

« PITTSBURGH: 2nd CFP RIAO 2007 Large-Scale Semantic Access to Content (Text, Image, Video and Sound) | Working with the Blackfin and Labview »

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
Digital Equalizer Design for a Radio Receiver	[email protected]	DSP	16	02-09-2006 06:41 AM
Re: Digital Equalizer Design for a Radio Receiver	Anonymous	DSP	0	02-08-2006 07:50 PM
How to design a graphic equalizer	dingke1980	DSP	6	08-29-2005 06:39 AM
How to design a graphic equalizer	dingke1980	DSP	1	08-27-2005 03:52 PM
Recursive Least Square Algorithm in Equalizer Design	Chowdary	DSP	0	04-28-2004 04:47 AM

All times are GMT +1. The time now is 01:35 AM.