FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-17-2003, 09:21 PM
Harry
Guest
 
Posts: n/a
Default How to change the greyscale intensities to the prescribled mean and standard deviation?

Hello all,

Hope this would be the stupidest question you have ever read.

I am very new in image processing. Now I have many 8-bit greyscale images,
and I want to set the mean and standard deviation to 0.25 for further
processing linearly. Could anyone tell me how to do that? Thanks in advance.



Reply With Quote
  #2 (permalink)  
Old 12-17-2003, 09:54 PM
Paul Russell
Guest
 
Posts: n/a
Default Re: How to change the greyscale intensities to the prescribled meanand standard deviation?

Harry wrote:

> Hello all,
>
> Hope this would be the stupidest question you have ever read.
>
> I am very new in image processing. Now I have many 8-bit greyscale images,
> and I want to set the mean and standard deviation to 0.25 for further
> processing linearly. Could anyone tell me how to do that? Thanks in advance.
>
>
>


(i) Calculate the mean and standard deviation of your image

(ii) Calculate the required offset and scaling factor to achieve your
desired mean and SD

(iii) Apply this offset and scaling factor to your image

Paul

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Need help with the I/O Standard kashif FPGA 1 12-22-2008 03:07 PM
What does what standard say about this: Alvin Andries VHDL 4 11-22-2007 10:56 AM
IO interface standard of fpga [email protected] FPGA 1 10-13-2005 03:29 PM
What are IO standard defaults in S3 ? Mike Harrison FPGA 2 08-10-2005 03:10 AM
VHDL standard stephen henry VHDL 1 03-07-2004 04:04 PM


All times are GMT +1. The time now is 03:41 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved