FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-25-2006, 09:03 PM
AllenLee
Guest
 
Posts: n/a
Default Help on modifying RS error decoder to RS error&erasure decoder

hi all

notation
F = erasure polynomial
S = syndrome
E = modified syndrome
A = error location polynomial
n = error/erasure magnitude polynomial
Y = error/erasure location polynomial
BM= Berlekamp-Massey Algorithm
CF= Chien & Forney
EC = error/erasure corrector
t = num of error can be corrected

i had written and verified RS error-correction codec in Matlab and want t
convert to RS error&erasure correction codec.
However i had troubles to get it correct.

Here is my source
"Error control system" by Stephen B. Wicker


Here is my approach
new key equation
A*F*S = n mod x^2t (9-43)

two method
1. i called it multiplying
E = F*S;
E=>BM=>A (put E as S into BM and get output A)
Y=A*F
n = A*E = A*F*S
n,Y => CF => EC

2. i called it loading <= read it from some papers
E = F*S;
E, F =>BM=>Y (put E as S into BM and initial A=F)
n = Y*S
n,Y => CF => EC

I had verified my approaches to the following examples
example 9.10
example 9.11
BUT!!!!!
when I increase my easures beyond t, everything goes wild
the Y from approaches 1,2 are different + the both EC are totally wron
!!!!

any pointer ???

Thank you










Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Xilinx ISE synthesis error (error:3524 Unexpected end of line.) [email protected] FPGA 0 04-11-2008 11:37 AM
Viterbi decoder's error correction/noise tolerance capability Ben DSP 0 06-22-2006 11:15 AM
Quartus 5.0sp1 -- Error: Unexpected error in JTAG server -- errorcode 33 Tommy Thorn FPGA 1 07-12-2005 08:02 AM
R: decoder Max VHDL 1 09-09-2003 05:10 PM
decoder Max VHDL 2 09-09-2003 05:01 PM


All times are GMT +1. The time now is 03:43 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved