FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-26-2004, 09:22 PM
Kevin Neilson
Guest
 
Posts: n/a
Default Gardner/Mueller Symbol Recovery for QAM

I've been reading about symbol recovery loops using the Gardner and Mueller
algorithms. All of the examples I have read seem clear, but the examples
all use QPSK or BPSK. Also, I notice that Gardner's paper (which I haven't
read) is titled "A BPSK/QPSK Timing Error Detector for Sampled Receivers".
Do either of these algorithms apply to QAM? It isn't clear to me that they
do.
-Kevin


Reply With Quote
  #2 (permalink)  
Old 01-27-2004, 09:53 AM
Muzaffer Kal
Guest
 
Posts: n/a
Default Re: Gardner/Mueller Symbol Recovery for QAM

On Mon, 26 Jan 2004 20:22:19 GMT, "Kevin Neilson"
<[email protected]> wrote:

>I've been reading about symbol recovery loops using the Gardner and Mueller
>algorithms. All of the examples I have read seem clear, but the examples
>all use QPSK or BPSK. Also, I notice that Gardner's paper (which I haven't
>read) is titled "A BPSK/QPSK Timing Error Detector for Sampled Receivers".
>Do either of these algorithms apply to QAM? It isn't clear to me that they
>do.
>-Kevin
>


Yes they actually do. If you look at the calculations in the
algorithms carefully, you can just see that they are using the
amplitudes of the sampled data in baseband. So BPSK is just a two
level signal, QPSK is a quadrature signal in baseband. M&M also can be
used for two level signals or two level quadrature signals. When you
go to PAM in baseband, signal changes become more difficult to
differentiate (is a change from -3 to -1 the same as -1 to 3?) so you
may have to train the symbol timing (this is what you mean, right)
loop with a two level signal first.

Muzaffer Kal

http://www.dspia.com
ASIC/FPGA design/verification consulting specializing in DSP algorithm implementations
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Data Recovery SOURCE CODE ( SOURCE CODES of Professional Data Recovery Software ) Author Tarun Tyagi FPGA 0 12-29-2004 06:01 PM
Data Recovery Book and Online Business Promotion, Products Sales Promotion, Search Engine Optimization and Online Data Recovery Training services Author Tarun Tyagi FPGA 0 12-14-2004 06:41 PM
A bus in a symbol with Viewlogic Momo VHDL 0 09-13-2003 05:50 AM
Re: MapLib:93 - Illegal LOC on symbol "clk.PAD" (pad signal=clk) or BUFGP symbol "u1" (output signal=u1), IPAD-IBUFG should only be LOC'd to GCLKIOB site." Sandeep Kulkarni FPGA 0 07-02-2003 12:35 PM


All times are GMT +1. The time now is 04:40 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved