FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-30-2009, 11:22 PM
thales2
Guest
 
Posts: n/a
Default F2812 ADC input buffer

Hi,

I have trouble with the F2812 ADC, I use a ezdsp2812 with a custom mad
extension board.

I feed the ADC input directly (no R-C) from a classical 1 amp (AD8029) 2
Sallen-key lowpass filter, with all unused ADC pin tied to AGND.
The output of the filter look ok on the scope but the ADC reading ar
weird.

0V -> 6DC
1.34 -> EE4
1.72V -> F1C

I have 1 ADC Chanel with no filter for debug but the reading ar
similarity, no change if I put this pin to Agnd either.


But if I unplug my extension card and short VREFLO to agnd and directl
feed the signal I got reading that make sense but with a lot more noise.

Someone have a Idea will I have those troubles, do I need to put a passiv
R-C lowpass at the output of my filter ?

Thx
Eric
Reply With Quote
  #2 (permalink)  
Old 05-01-2009, 04:44 AM
Vladimir Vassilevsky
Guest
 
Posts: n/a
Default Re: F2812 ADC input buffer



thales2 wrote:

> Hi,
>
> I have trouble with the F2812 ADC, I use a ezdsp2812 with a custom made
> extension board.


The ADC of TMS28xx is just an MCU ADC. It really takes nothing special
to make it work.
Your problems are likely to be a combination of the trivial hardware and
software mistakes. I have no doubts that I could fix it in 10 minutes;
but I am not going to do that for free.


Vladimir Vassilevsky
DSP and Mixed Signal Design Consultant
http://www.abvolt.com

Reply With Quote
  #3 (permalink)  
Old 05-01-2009, 10:45 AM
gargle
Guest
 
Posts: n/a
Default STUPIVLAD Re: F2812 ADC input buffer

Vladimir Vassilevsky wrote:
>



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
i need vhdl code for tristate logic and schmitt input trigger buffer [email protected] VHDL 1 03-11-2007 06:05 PM
LVDS Input buffer in VHDL (ISE) Roger FPGA 9 01-25-2006 12:17 PM
FIR filter with output same length as input which is also time-aligned with input [email protected] DSP 11 11-13-2005 02:25 PM
How is the input transition time used in calculating input delays ?? Rajat Mitra Verilog 2 10-13-2005 05:51 AM
Which is faster in ASIC: 2-input AND gate or a 2-input multiplexer Weng Tianxiang VHDL 12 08-11-2005 12:50 PM


All times are GMT +1. The time now is 03:09 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved