FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-26-2005, 02:16 PM
Victor K
Guest
 
Posts: n/a
Default Delta-Sigma Modulator question

Dear all,
I've created a SDM ( Sigma Delta Modulation) system.
For the signal input, I used a 3000 Hz signal, but I need a 1500 Hz LP
(Low Pass Filter) with - 80 db / dekade slope for output signal after th
signal being modulated and in demodulation process.
my spec for SDM system:
Input frequency 3000 Hz
Output frequency 1500 Hz
frequency sampling 25000 Hz
If I used 3000 Hz LPF, the output signal become static and in ba
condition. I've heard that SDM can push the noise to upper frequency. Bu
why is it that I need a lower LPF for my SDM system?

For the integrator, what voltage should I use for the reference voltage?
Inside a book entitled "Feedback instrumental", the SDM block diagram i
using a 2,5 volt for reference voltage for the integrator connected to th
non-inverting pin amplifier. Why is it using me 2,5 volt for the reference
instead of 0 V or 5 V ?

Thanks




This message was sent using the Comp.DSP web interface o
www.DSPRelated.com
Reply With Quote
  #2 (permalink)  
Old 04-26-2005, 05:14 PM
Jerry Avins
Guest
 
Posts: n/a
Default Re: Delta-Sigma Modulator question

Victor K wrote:
> Dear all,
> I've created a SDM ( Sigma Delta Modulation) system.
> For the signal input, I used a 3000 Hz signal, but I need a 1500 Hz LPF
> (Low Pass Filter) with - 80 db / dekade slope for output signal after the
> signal being modulated and in demodulation process.
> my spec for SDM system:
> Input frequency 3000 Hz
> Output frequency 1500 Hz
> frequency sampling 25000 Hz
> If I used 3000 Hz LPF, the output signal become static and in bad
> condition. I've heard that SDM can push the noise to upper frequency. But
> why is it that I need a lower LPF for my SDM system?


It reads a signal of one frequency and puts out a signal at double that?
I don't understand.

> For the integrator, what voltage should I use for the reference voltage?
> Inside a book entitled "Feedback instrumental", the SDM block diagram is
> using a 2,5 volt for reference voltage for the integrator connected to the
> non-inverting pin amplifier. Why is it using me 2,5 volt for the references
> instead of 0 V or 5 V ?


In order for a circuit powered from a single supply to deal with bipolar
signals, the signals must be offset. Half the supply voltage is a
reasonable and common amount. Sometimes it's hard to distinguish between
an offset voltage and a reference voltage. Often, it's merely a matter
of viewpoint.

Jerry
--
Engineering is the art of making what you want from things you can get.
ŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻ ŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻ
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Delta sigma Modulator Interface Marco T. FPGA 0 07-23-2006 06:43 PM
Delta-Sigma Modulator question Vincent Ma DSP 10 12-03-2004 01:04 PM
C++ Model of Delta-Sigma Modulator is Available for Download [email protected] DSP 0 10-29-2004 01:17 AM
Sigma Delta Modulator Question Country Loon DSP 2 10-04-2004 08:49 AM
Second order delta-sigma modulator. How? Symon DSP 11 04-25-2004 03:55 AM


All times are GMT +1. The time now is 02:31 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved