FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-28-2003, 07:48 PM
Moritz v. Buttlar
Guest
 
Posts: n/a
Default Delta Sigma ADC + channel switching

Hi !

I have the following question: If I use an AD7738 (Analog Devices) or
ADS1256 (TI) 24bit delta/sigma ADC with "fast channel switching" (I think
it's some mechanism to flush the digital filter so that you don't have to
throw away 6+ samples before you get a valid one), what effect on the anti-
aliasing filter requirements and transfer function does the channel
switching have ?

It works like this:
select Channel 1 -- wait for input stage to settle -- sample -- select
channel 2 - wait for input stage to settle -- sample ... and so on.

Which frequencies do I have to remove with the anti-aliasing filter now ?


Usually (without channel switching) an RC filter is often sufficient.
Only frequencies around multiples of 1/4 of the clock frequencies (ADS1256)
have to be removed. But is this really also the case when channel switching
is used ?

Please give some advice on literature, if possible.

Moritz v. Buttlar


--
----------
remove 123 for correct email address
Reply With Quote
  #2 (permalink)  
Old 10-31-2003, 01:45 AM
David L. Rick
Guest
 
Posts: n/a
Default Re: Delta Sigma ADC + channel switching

Most of these "fast-switching" sigma-delta ADCs simply use an
decimation filter with a shorter impulse response, i.e. no longer than
the output word rate. The result is often a sinc^3 instead of a sinc^5
frequency response, which increases your noise bandwidth a little bit,
and makes the nulls less wide. Sometimes they use a composite filter
like sinc(f/f1)*sinc^3(f/f2), where the first factor is just there to
get a good 50/60 Hz null.

The resulting decimation filter "is what it is", and you don't have to
do anything special if you like what you see in the data sheet. As
always, your analog anti-alias filter needs to have good attenuation
at multiples of the modulator rate. In the case of multiple channels,
you should have multiple antialias filters. If you try to do muxing in
front of a single antialias filter, then your mux speed will be
limited by its step response.

David L. Rick
Hach Company

The "reply-to" address in my header has been disabled following the
last round of spam-bot attacks. Humans can now email me at
davidDOTrickAThachDOTcomREMOVE.



"Moritz v. Buttlar" <[email protected]> wrote in message news:<[email protected]>...
> Hi !
>
> I have the following question: If I use an AD7738 (Analog Devices) or
> ADS1256 (TI) 24bit delta/sigma ADC with "fast channel switching" (I think
> it's some mechanism to flush the digital filter so that you don't have to
> throw away 6+ samples before you get a valid one), what effect on the anti-
> aliasing filter requirements and transfer function does the channel
> switching have ?
>
> It works like this:
> select Channel 1 -- wait for input stage to settle -- sample -- select
> channel 2 - wait for input stage to settle -- sample ... and so on.
>
> Which frequencies do I have to remove with the anti-aliasing filter now ?
>
>
> Usually (without channel switching) an RC filter is often sufficient.
> Only frequencies around multiples of 1/4 of the clock frequencies (ADS1256)
> have to be removed. But is this really also the case when channel switching
> is used ?
>
> Please give some advice on literature, if possible.
>
> Moritz v. Buttlar

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
delta sigma adc..... krunal FPGA 21 06-02-2008 04:14 PM
Digital Delta-Sigma DAC Davy Verilog 9 01-18-2006 01:30 PM
Sigma-Delta A/D Marco FPGA 20 11-02-2005 02:56 AM
Re: sigma-delta : unintuitive Matt Timmermans DSP 1 08-01-2003 06:28 PM
Re: sigma-delta : unintuitive Mark Ovchain DSP 0 07-31-2003 02:16 AM


All times are GMT +1. The time now is 04:30 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved