FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-05-2003, 06:24 AM
subspaceguns
Guest
 
Posts: n/a
Default data rate calculations

I am trying to figure out how to calculate max. data rate of a system
cos(2pift) at T=10^-6 so freq at 1 mhz on a 500 meter medium. I ran through
MathCAD along with error for phase shift and anntenuation. I came up with
amplitude drop of about 50% and output shift of 1.5 microseconds.

I am a telecom course now and am stuck with figuring out the datarate for
the system. I am leaning towards just 1/T or 1 Mbs but this seems to
simple.

I would like to plug into shannon equation but I am not given anyway to find
SNR. all I have is B of 1MHZ.

Any help for the right direction would help.

Thank you,
Dave


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Using DDR SDRAM as single data rate ..? [email protected] FPGA 8 01-10-2008 02:56 PM
Is it possible to infer double data rate registers from VHDL code? [email protected] VHDL 5 08-16-2007 05:40 AM
Running Virtex5 GTP at lower data rate Eddie H FPGA 4 07-25-2007 03:29 PM
High rate data transfer from off-chip mem to FSL co-proc... Xesium FPGA 2 08-16-2006 07:20 PM
Dual data rate in Xilinx WebPACK 7.1 Rafal Pietrak VHDL 22 03-09-2006 08:44 PM


All times are GMT +1. The time now is 03:11 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved