FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-08-2004, 02:42 PM
coolwarrior4ever
Guest
 
Posts: n/a
Default data hiding & data encryption differences!!

Hi,
I'm a little confused.I want to know the exact difference between :
_"data hiding"
_"Steganography"
_"Data encryption"

thanQ so much.
Regards,
coolwarrior

Reply With Quote
  #2 (permalink)  
Old 09-08-2004, 03:43 PM
Jerry Avins
Guest
 
Posts: n/a
Default Re: data hiding & data encryption differences!!

coolwarrior4ever wrote:

> Hi,
> I'm a little confused.I want to know the exact difference between :
> _"data hiding"
> _"Steganography"
> _"Data encryption"
>
> thanQ so much.
> Regards,
> coolwarrior
>


What, again? What's with you: Short memory? Limited question repertoire?

Jerry
--
Engineering is the art of making what you want from things you can get.
ŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻ ŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻ

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
need sme help on data encryption based on fpga [email protected] FPGA 3 09-08-2008 10:04 AM
verilog code for the "international data encryption algorithm(IDEA)" neelima Verilog 0 01-23-2007 11:09 AM
data encryption standard [email protected] FPGA 3 11-23-2005 08:32 AM
Hiding data inside a FPGA Javier Castillo FPGA 11 08-10-2005 10:36 PM
difference between data hiding and watermarking coolwarrior4ever DSP 3 08-30-2004 10:25 AM


All times are GMT +1. The time now is 02:41 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved