FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > DSP
Computing n0 in a programmed digital communication system simulation?

DSP comp.dsp newsgroup, mailing list

LinkBack

Thread Tools

Display Modes

#1 (permalink)

08-26-2003, 10:54 PM

Mark Nowak

Guest

Posts: n/a

Computing n0 in a programmed digital communication system simulation?

Anyone know how to compute n0 when simulating
a communication system given a certain bandwidth, sample rate.
The input source is filtered uniform random noise to simulate channel
noise.

Is it

sum of squared filtered noise samples/[number of samples * BW]

or

[(sum of squared filtered noise samples)*Ts]/BW

where Ts is the sample period

OR ???

Thanks!

Mark
--
Mark Nowak
[email protected]

Bookmarks

« How do you detect the broadband noise level? | live concert vocal autotuners? »

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
Complete optical processors and digital photonics to replaceelectronics in all form factors for commodity high performance computing atthe speed of light for all.	[email protected]	FPGA	2	01-29-2009 12:28 AM
Simulation works, Programmed FPGA does not	utauta	VHDL	7	08-04-2008 05:58 PM
Re: Complex digital ICs visual simulation?	Michael	FPGA	1	09-02-2003 08:20 PM
Re: Complex digital ICs visual simulation?	Michael	VHDL	0	09-02-2003 07:54 AM
Complex digital ICs visual simulation?	Michael	VHDL	0	09-01-2003 01:07 PM

All times are GMT +1. The time now is 03:30 AM.