FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-02-2004, 10:59 PM
steve
Guest
 
Posts: n/a
Default Code Composer 4.10 for the eZdsp VC33 - Hexadecimal Representation of a Floating Point Number Problem

Hello,

I'm working with the eZdsp VC33 from spectrum digital. This board has
a TMS320VC33 DSP and comes with Code Composer 4.10.

I've noticed that the hexadecimal representation of a floating point
number in Code Composer 4.10 watch and memory windows doesn't follow
the format given in the TMS320C3x user guide. Although, the floating
point value does display correctly. Has anyone else noticed this?

For example:
The floating point value (a double) 2.122999906539917e+00 shows up as
0107DF3B00 in the register window.

Is there another way to correctly display a floating point number in
hexadecimal notation?

Thanks,
Stephen
Reply With Quote
  #2 (permalink)  
Old 12-03-2004, 06:45 AM
Mitja Nemec
Guest
 
Posts: n/a
Default Re: Code Composer 4.10 for the eZdsp VC33 - Hexadecimal Representation of a Floating Point Number Problem

Stephen

If I remeber corectly CC 4.10 had some bugs representing the data in
watch window. (in my case it showed word on address 0x300 as dword on
addresses 0x300 and x0301. I used C24x. The bug was corrected in CC
4.12

Mitja
Reply With Quote
  #3 (permalink)  
Old 12-04-2004, 09:30 PM
steve
Guest
 
Posts: n/a
Default Re: Code Composer 4.10 for the eZdsp VC33 - Hexadecimal Representation of a Floating Point Number Problem

[email protected] (Mitja Nemec) wrote in message news:<[email protected] com>...
> Stephen
>
> If I remeber corectly CC 4.10 had some bugs representing the data in
> watch window. (in my case it showed word on address 0x300 as dword on
> addresses 0x300 and x0301. I used C24x. The bug was corrected in CC
> 4.12
>
> Mitja


Mitja,

Thanks for the information.

How do I get CC 4.12?

Stephen
Reply With Quote
  #4 (permalink)  
Old 12-06-2004, 07:20 AM
Mitja Nemec
Guest
 
Posts: n/a
Default Re: Code Composer 4.10 for the eZdsp VC33 - Hexadecimal Representation of a Floating Point Number Problem

> How do I get CC 4.12?

Stephen,

There is service pack for CC 4.10 avalabile here

http://focus.ti.com/docs/toolsw/fold...ecomposer.html

If this doesn't work try Ti customer support service

Mitja
Reply With Quote
  #5 (permalink)  
Old 12-06-2004, 09:06 PM
steve
Guest
 
Posts: n/a
Default Re: Code Composer 4.10 for the eZdsp VC33 - Hexadecimal Representation of a Floating Point Number Problem


Mitja Nemec wrote:
> > How do I get CC 4.12?

>
> Stephen,
>
> There is service pack for CC 4.10 avalabile here
>
> http://focus.ti.com/docs/toolsw/fold...ecomposer.html
>
> If this doesn't work try Ti customer support service
>
> Mitja


Mitja,

I was told by TI that the CC 4.1 (4.10.36) that comes with the eZdsp
VC33 from Spectrum digital is a limited version of the CC tool. They
said that in order to intall the patch I need to buy the full version
of the CC 4.1 tool.

Stephen

Reply With Quote
  #6 (permalink)  
Old 12-08-2004, 08:37 AM
[email protected]
Guest
 
Posts: n/a
Default Re: Code Composer 4.10 for the eZdsp VC33 - Hexadecimal Representation of a Floating Point Number Problem

Stephen,

Then the only legal way you have is to buy full CC, thou I would try to
apply the patch anyway

Mizja

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
converting floating point number to integer and vice versa FPGA FPGA 6 01-22-2009 05:33 PM
converting floating point number to integer and vice versa FPGA VHDL 5 01-08-2008 07:29 AM
[Newbie] 64-point complex FFT with 32 bit floating-point representation Franco Tiratore FPGA 10 05-12-2006 05:17 PM
Square Root of floating point number Luca VHDL 1 04-29-2004 04:51 PM
Generation of a build number in Code Composer Studio 2.2 Uwe Egner DSP 0 11-27-2003 12:29 PM


All times are GMT +1. The time now is 03:18 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved