FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-06-2006, 11:16 AM
Chang-Tsun Li
Guest
 
Posts: n/a
Default CFP:Special Session on Signal Processing Techniques forInformation Hiding and Protection (IEEE-DEST 2007)

Call for Papers
----------------------

Special Session on Signal Processing Techniques for Information Hiding and
Protection
Inaugural IEEE International Digital EcoSystems and Technologies Conference
(IEEE-DEST 2007)
Cairns, Australia
21-23 February 2007
http://www.ieee-dest.curtin.edu.au/index.php

As rapid and tremendous progress in information technology is constantly
being
made, an enormous amount of media can be easily exchanged through Internet
and
other communication networks, information security issues such as copyright
protection, integrity verification and authentication, have become
unprecedentedly
acute. In the last decade, a variety of signal processing techniques for
information hiding and protection has been proposed to address these issues.
The aim of this special session is to bring together researchers working in
the
relevant areas to share their expertise and investigate new solutions to
advance the development of information hiding techniques. Prospective
participants
are invited to electronically submit papers (6 pages, about 4500 words, pdf
or
WinWord file) of their original work following the IEEE instructions
available
on http://www.ieee-dest.curtin.edu.au/submitForm.php. Each paper will
undergo
a rigorous peer reviewed process involving at least two reviewers.

Topics of this Special Session include but, not limited to, the following:
- Signal processing for steganography and steganalysis
- Signal processing for forensic analysis
- Signal processing for digital watermarking
- Fingerprinting / transaction tracking of multimedia
- Integrity verification
- Information hiding and media annotation
- Tampering and attacks on original information
- Quality metrics and benchmarking
- System design and implementation

Important Dates
------------------------
Full Paper Submissions Due 15 September 2006
Paper Acceptance Notifications 15 November 2006
Final 'Camera Ready' Papers Due 31 December 2006
Conference 21 - 23 February 2007


Session Chair
---------------------
Dr Chang-Tsun Li
Department of Computer Science
University of Warwick
Coventry CV4 7AL, UK
E-mail: ctli@dcs.warwick.ac.uk
http://www.dcs.warwick.ac.uk/~ctli



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Call for Papers with Extended Deadline: 2007 International Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA'07), June 25-28, 2007, USA A. M. G. Solo FPGA 0 02-25-2007 10:50 AM
Last Call for Papers: 2007 International Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA'07), June 25-28, 2007, USA A. M. G. Solo FPGA 0 02-13-2007 11:52 PM
CFP: CEC2007 Special session on: Evolutionary Computation for EDA squillero@ieee.org Verilog 0 01-24-2007 09:23 AM
CFP: CEC2007 Special session on: Evolutionary Computation for EDA squillero@ieee.org FPGA 0 01-24-2007 09:07 AM
CFP:Special Session on Signal Processing Techniques for InformationHiding and Protection (IEEE-DEST 2007) Chang-Tsun Li DSP 0 08-11-2006 03:47 PM


All times are GMT +1. The time now is 07:58 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2010, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved