FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-10-2003, 03:26 PM
Ted Nugent
Guest
 
Posts: n/a
Default C6x Real Time Image Proc

I have a fairly general question for the group. My application is
real time image enhancement using the T.I. C64x. The approach is to
use fast convolution, in the frequency domain, due to the large filter
kernel.

Is real-time image convolution, in the frequency domain, a fairly
common approach? If so, it would seem fixed point
examples/application notes for performing freq domain image
convolution on the popular fixed-point TI DSP would be readily
available. Could anyone point me to any examples/app notes dealing
with getting the image into the freq domain and then back to the
spatial domain?

In the midst of implementation issues, the nagging questions is: am I
reinventing the wheel?

Thanks for any input,

Ted
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
trireg's resemblance in real time gck Verilog 1 10-27-2008 09:33 PM
real time FIR implementation in FPGA raj FPGA 4 07-02-2008 10:38 AM
real to time Attila Csosz VHDL 2 04-28-2006 01:58 PM
Re: Real-time Image Process on FPGA YunghaoCheng FPGA 2 04-06-2004 04:07 AM


All times are GMT +1. The time now is 01:41 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved