FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-17-2003, 09:18 PM
srikoll
Guest
 
Posts: n/a
Default Basic dsp question

Can anyone tell me how sample time, sample rate, and symbol period are related?

thanx
Reply With Quote
  #2 (permalink)  
Old 10-18-2003, 12:11 AM
One Usenet Poster
Guest
 
Posts: n/a
Default Re: Basic dsp question



srikoll wrote:
> Can anyone tell me how sample time, sample rate, and symbol period are related?
>
> thanx


Partial answer:

Fs = 1 / Ts

where

Fs = sample rate (Hz)
Ts = sample period (s)

Good luck,
OUP

Reply With Quote
  #3 (permalink)  
Old 10-18-2003, 08:58 PM
Fred Marshall
Guest
 
Posts: n/a
Default Re: Basic dsp question

[email protected] (srikoll) wrote in message news:<[email protected] com>...
> Can anyone tell me how sample time, sample rate, and symbol period are related?


First, "sample time" could be the time between samples or the total time of
a group of samples.

Sample rate is the reciprocal of the time between samples.

Symbol period is another matter - somewhat removed. Symbol period is the
time between symbols that are communicated in a channel. A symbol might be
a single bit or it might be a few bits - depending on the modulation scheme.
A source symbol might be encoded into multiple channel symbols with a
correlation type of detection process at the receiver.

Fred
Reply With Quote
  #4 (permalink)  
Old 10-19-2003, 01:50 AM
James K.
Guest
 
Posts: n/a
Default Re: Basic dsp question

"One Usenet Poster" <[email protected]> wrote in message
news:[email protected]..
> Fs = 1 / Ts
>
> where
>
> Fs = sample rate (Hz)
> Ts = sample period (s)


Additionally, we denote
Fs --> sampling rate (Hz) and Ts = 1/Fs --> sampling time (s).
This sampling time (Ts) can be smaller than the symbol period (T = Ts/P), in
which
case we call P times oversampling .

> Good luck,
> OUP


--
Best regards,
James K. ([email protected])
- Private opinions: These are not the opinions from my affiliation.


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Basic question #4 m VHDL 10 10-01-2008 02:19 PM
Basic question #3 m VHDL 5 10-01-2008 11:54 AM
Basic question #2 m VHDL 15 09-30-2008 05:41 PM
Basic question m VHDL 14 09-30-2008 08:31 AM
Very basic question Fizzy FPGA 3 04-12-2006 08:41 AM


All times are GMT +1. The time now is 01:23 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved