 |
FPGA CentralWorld's 1st FPGA Portal |
|
|
11-12-2007, 05:07 PM
|
|||
|
|||
BaseStation Scheduling
How BS does the Scheduling?i.e how BS assigns the time slots to MS?How man
time slots to which MS howto know?How MS sends the CINR information to th BS through which channel( i think its through CQICH)but how its exactl happening? How the Bandwidth is assigned to MS after receiving the Bandwidt request? How the frame duration is 5msec whether we are taking that value or it coming from the standard values like BW and sampling frequency? How BS assigns the subcarriers to each MS?i.e can we go for differen permutation schemes(FUSC,PUSC,TUSC1,TUSC2) with in the single frame? Regards, Goud 
|
|
11-13-2007, 11:52 AM
|
|||
|
|||
|
Re: BaseStation Scheduling
all answers here: http://www.3gpp.org/specs/numbering.htm
unless it's for a different system, of course  Markus
|
 |
| Bookmarks |
| Thread Tools | |
| Display Modes | |
Linear Mode
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| Some confusion about the scheduling semantics | [email protected] | Verilog | 3 | 07-02-2008 10:06 AM |
| scheduling problem | Alexis POLTI | Verilog | 7 | 02-09-2005 10:28 PM |
| scheduling in run-time reconfiguration | supradeep narayana | FPGA | 2 | 08-12-2004 02:13 AM |
| [OFDM] Frequency scheduling tradeoff | James K. | DSP | 8 | 12-11-2003 12:24 PM |
| Scheduling of Sequential UDP devices | Stephen Williams | Verilog | 7 | 09-12-2003 01:05 AM |
All times are GMT +1. The time now is 03:12 AM.
