FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-07-2008, 11:07 PM
Matteo Frigo
Guest
 
Posts: n/a
Default [ANNOUNCE] FFTW-3.1.3 released

Dear FFTW users,

we are pleased to announce the availability of FFTW 3.1.3, which
you can download from the web page:

http://fftw.org/download.html

This release fixes a bug that causes incorrect results to be computed
in programs that use both REDFT11 (a.k.a. DCT-IV) and RODFT11
(a.k.a. DST-IV) at the same time. Because of the potential for
incorrect results, users of FFTW 3.1.2 are encouraged to upgrade to
3.1.3, or alternatively apply the following one-line patch to FFTW
3.1.2:

--- kernel/twiddle.c.old 2008-10-03 10:50:57.791097391 -0400
+++ kernel/twiddle.c 2008-10-03 10:51:11.875771979 -0400
@@ -50,7 +50,7 @@

switch (p->op) {
case TW_NEXT:
- return 1;
+ return (p->v == q->v); /* p->i is ignored */

case TW_FULL:
case TW_HALF:

Alpha releases of FFTW 3.2 are not affected by this bug.

We apologize for the inconvenience. Please report any problems to
[email protected].

Cordially,
Matteo Frigo
Steven G. Johnson

Changes since FFTW 3.1.2:

* Bug fix: FFTW computes incorrect results when the user plans both
REDFT11 and RODFT11 transforms of certain sizes. The bug is caused
by incorrect sharing of twiddle-factor tables between the two
transforms, and only occurs when both are used. Thanks to Paul
A. Valiant for the bug report.
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
[ANNOUNCE] MyHDL 0.6 released Jan Decaluwe VHDL 0 01-09-2009 05:33 PM
[ANNOUNCE] MyHDL 0.6 released Jan Decaluwe FPGA 0 01-09-2009 05:33 PM
FFTW + low pass filtering + reverse FFTW greg838 DSP 6 04-19-2006 05:02 PM
[ANNOUNCE] MyHDL 0.5 released Jan Decaluwe FPGA 4 01-11-2006 11:28 PM
[ANNOUNCE] MyHDL 0.5 released Jan Decaluwe Verilog 0 01-03-2006 11:32 AM


All times are GMT +1. The time now is 02:18 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved