FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-17-2003, 04:17 PM
Sam Duncan
Guest
 
Posts: n/a
Default ADSP 21160M 64 bit DMA to external memory

Hi

I would like to do a DMA to external memory from an ADSP 21160M using all 64
bits of the External Port (ie. nWrh and nWrl should be asserted together).
I'm running the EP in asynchronous mode and have set bit 5 of the DMAC
register to '0' (to select 32/64 bit data type) and bits 8-6 to "000" (to
select no packing). However, only the nWrh strobe seems to be asserted. I
don't know whether the DSP is capable of doing 64 bit DMA to external
memory, but I can make it do 64 bit reads and writes using the LW mnemonic,
as shown in the example below:

dm(0x20800010)=r14(LW);

(This is despite the following text on pg 5-45 of the Hardware Reference:
"External memory space accesses using Normal word addressing and the LW
mnemonic perform a 32-bit accesses, not a 64-bit access.")

The following text on page 5-46 is rather discouraging...
"When looking at Table 5-8, it is important to note that Long and Short word
addressing may not target multiprocessor memory space or external memory
space."

However, I suspect that it just might be possible to do 64 bit DMA's... I
just can't figure out how!

Any help is much appreciated.

Many thanks

Sam

--



Reply With Quote
  #2 (permalink)  
Old 12-17-2003, 06:36 PM
Bhaskar Thiagarajan
Guest
 
Posts: n/a
Default Re: ADSP 21160M 64 bit DMA to external memory

"Sam Duncan" <[email protected]> wrote in message
news:brps1m$5goua$[email protected]..
> Hi
>
> I would like to do a DMA to external memory from an ADSP 21160M using all

64
> bits of the External Port (ie. nWrh and nWrl should be asserted together).
> I'm running the EP in asynchronous mode and have set bit 5 of the DMAC
> register to '0' (to select 32/64 bit data type) and bits 8-6 to "000" (to
> select no packing). However, only the nWrh strobe seems to be asserted.

I
> don't know whether the DSP is capable of doing 64 bit DMA to external
> memory, but I can make it do 64 bit reads and writes using the LW

mnemonic,
> as shown in the example below:
>
> dm(0x20800010)=r14(LW);
>
> (This is despite the following text on pg 5-45 of the Hardware Reference:
> "External memory space accesses using Normal word addressing and the LW
> mnemonic perform a 32-bit accesses, not a 64-bit access.")
>
> The following text on page 5-46 is rather discouraging...
> "When looking at Table 5-8, it is important to note that Long and Short

word
> addressing may not target multiprocessor memory space or external memory
> space."
>
> However, I suspect that it just might be possible to do 64 bit DMA's... I
> just can't figure out how!


I'll have to go back to user manual to provide anything useful (and
detailed) for you.
However, I vaguely remember burst mode DMA being able to do 64 bit writes
for sure (can't remember if this can be done with other modes).

Cheers
Bhaskar

>
> Any help is much appreciated.
>
> Many thanks
>
> Sam
>
> --
>
>
>



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
FIFO with External Memory [email protected] FPGA 6 12-15-2008 09:09 AM
Interfacing external memory [email protected] FPGA 0 09-12-2008 07:32 PM
External memory access [email protected] FPGA 0 06-24-2008 05:46 PM
External Memory Access Piyush Kaul DSP 1 09-10-2003 01:05 PM
Memory allocation / External Memory? Edward Buckley DSP 3 07-22-2003 03:10 AM


All times are GMT +1. The time now is 02:14 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved