FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-26-2007, 11:36 AM
[email protected]
Guest
 
Posts: n/a
Default 8 PSK bit synchronizer

Hi,

I have made a bit synchroniser for NRZ symbols for an I and Q DQPSK
With this early/late synchronizer, I have the I and Q amplitude
constant...

How to do for a 8 PSK symbols because they don't have a constant
amplitude : 0, 0.707, 1 etc...
So I think that the integrator in the early and the late branchs can't
perform a good integration...

Do you have suggestion ?

Thanks

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
2 FF synchronizer himassk FPGA 3 09-08-2006 03:19 AM
2 FF synchronizer himassk Verilog 1 09-07-2006 06:56 PM
Synchronizer doubts [email protected] VHDL 2 07-22-2005 09:57 AM
Synchronizer doubts [email protected] VHDL 0 07-20-2005 11:53 AM
DSP to DSP Synchronizer Texas Longhorns DSP 0 03-02-2004 06:59 AM


All times are GMT +1. The time now is 03:11 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved