Pull up the docs, go to NC-Verilog Simulator Help, then read the
section on Enabling Read, Write, or Connectivity Access to Simulation
Objects. Enabling read access should be sufficient.

-cb