bonnerfme wrote:

> My design has a sub
> module that gets its clock signal from a regional clock pin, however,
> the clock skew is too large and causing timing violations.

You could make a synchronous divide by n +- cal ppm
using a phase accumulator. A host computer
could do the time error to delta cal calculation
if the integrated time error can be measured.

-- Mike Treseler