>> >oh,i use the xilinx virtex_2 pro borad and it only has a cf car
interfa=
>ce
>>
>> .and i can not understand fully what you have said .now i do not kno
how
>> to do=EF=BC=8Ccan you tell me some detailed steps or pd
instructions?tha=
>nks very
>> much.. =C2=A0 =C2=A0
>
>if you have systemace based board then you can load the image from CF
>also
>it does use the JTAG debug interface for software loading, this
>however only
>works if you load from ace file, if you load the bit file over jtag
>with debug cable
>the soft would not get initialized
>
>otherwise creating an custom ram loader is one ore more MAN-WEEK of
>work
>this is the time YOU have to spend doing real work, asking for help
>doesnt
>count as work done
>
>Antti
>thank you very much.thanks for your reply.

---------------------------------------
This message was sent using the comp.arch.fpga web interface o
http://www.FPGARelated.com