This project is to test my concept of how to deal with asynchronous serial communication. The PHY is my design and so is the test bench to control it. The rest is taken from free stuff, which is available on the net....
VHDL, verilog, design, verification, scripts, ...