On Fri, 3 Jul 2009 18:48:55 +0800, steve wrote:

>It looks like it will not work, after adding in the library , it compiles
>fine, but as soon as it links up to chipscope....
>to_slv(xxx)
>
>FATAL_ERROR:Xst:Portability/export/Port_Main.h:143:1.17 - This application
>has discovered an exceptional condition from which it cannot recover.

That'll be a bug, then :-)

I'd guess it's related to the use of a conversion
function in the port map, which is perfectly legal
but isn't so commonly used, so maybe has not been
debugged as thoroughly as one might hope.

Try using the conversion function to put the value
onto a new std_logic_vector signal, and then hook
that signal to the appropriate ports. Might give
the tools rather less of a headache. I synthesized
a small design with the conversion function in it,
so there's no fundamental problem!

Walter's simpler approach needs an extra signal
in any case.
--
Jonathan Bromley, Consultant

DOULOS - Developing Design Know-how
VHDL * Verilog * SystemC * e * Perl * Tcl/Tk * Project Services

Doulos Ltd., 22 Market Place, Ringwood, BH24 1AW, UK
[email protected]
http://www.MYCOMPANY.com

The contents of this message may contain personal views which
are not the views of Doulos Ltd., unless specifically stated.