In Verilog or SystemVerilog, is it possible to do zero padding when
displaying an integer as in C/C++? Something equivalent to:

printf( "%05d", x );

Also is it possible to display in upper-case hex characters instead?

printf( "%X", h );

-- Amal