Is there a good reason why VHDL doesnt allow to appear out ports on right side?

For example:
a <= s1;
This is allowed when s1 is signal and a is out port.

a <= b;
Isnt allowed when b is "out"


Thanks