FPGA Groups - View Single Post - Error: VHDL Use Clause error at quartustest.vhd(6): design library "IEEE" does not contain primary unit "std_logic_textio"

Thread: Error: VHDL Use Clause error at quartustest.vhd(6): design library "IEEE" does not contain primary unit "std_logic_textio"

View Single Post

#1 (permalink)

Old

11-23-2006, 03:39 AM

feiyang

Guest

Posts: n/a

Default

Error: VHDL Use Clause error at quartustest.vhd(6): design library "IEEE" does not contain primary unit "std_logic_textio"

use quartus 5.0
when compile a project, give this messege:
Error: VHDL Use Clause error at quartustest.vhd(6): design library "IEEE"
does not contain primary unit "std_logic_textio"
how can i solve?

Reply With Quote

feiyang