Hi,

Can I specify a VHDL file as vector waveform generator in Quartus II
instead draw a .vwf file, and how?

And how to use a test bench entity to test my entity architecture?

Thanks in advance.

Binary Chen