Hello,

For a low power application I would like to stop the clock feed into a FPGA
when enter “sleep mode”. This is a common practice or can be dangerous? And
if is dangerous why? Maybe a silly question but I want to be sure about
that! I use Lattice XP parts.



Thanks,

Dan.