Re: FIFO design using Virtex-II block ram..
Remco wrote:
> It is just that when they give you the freebie library of components
> why re-invent the wheel, right?
Yes, the components are presented like
jelly beans in a candy store.
I didn't notice the handcuffs, the black box,
and the lawyer until the sugar wore off.
> Of course, their %#$%$%$^@# component doesn't work for crap, so they
> basically steer you down a dark alley for a day or so.
Even if they worked perfectly,
I don't need the complications of their
sim models and libraries. Running
synthesis and simulation using the
same code that I wrote and
understand is a huge advantage.
Many of the components are one-liners anyway.
Even a fifo is just two counters
and a block ram template.
> We had it integrated in a DMA mechanism and when stuff doesn't work,
> you don't immediately assume it is the commercially availbable
> component -- one would hope they test their junk before it is thrown
> over the wall (I guess they didn't).
I don't doubt that some vendor testing is
done, but I don't have the source and I have
to redo it anyway in my own testbench.
> So the first thing you assume is bad is your own code..
If I write my own code, I don't have to assume.
The problem is always in my own code,
but I am free to sim/edit/trace it as
much as I like.
> I guess you get what you pay for.
The only payment required is time and thought.
-- Mike Treseler
|