Thread: CPLD + CAN bus
View Single Post
  #17 (permalink)  
Old 11-29-2004, 09:41 PM
Jim Granville
Guest
 
Posts: n/a
Default Re: CPLD + CAN bus

Falk Salewski wrote:
> Thanks for the reply!
>
> I realized four 8bit counters in the CPLD and just want to send this
> information (4Byte) via the CAN-Bus, lets say all 100ms. Right know I am not
> thinking wether this is the optimal solution but if it is possible without
> an aditional uC (Project at university)
> I will have a look if I can store enough information in the CPLD for the
> initialization of the SJA1000 chip...


If you change the SJA1000, to the Microchip MCP25020, that
has 8 I/O and on chip config registers so can 'wake up alive'.

Simplest scheme to tranfer counter info, from a CPLD, would be
a nibble-ram map, where you allocate 4 of the I/O as Address, and
4io as read-back nibble.
A Write-Read CAN transaction, then Sends Address, and recovers one
firmly identified nibble, and 16 nibbles can map 8 bytes of info.

-jg

Reply With Quote