Poll

What is your preferred platform for FPGA Design Flow ?:

WP231 - HDL Coding Practices to Accelerate Design Performance

Whitepaper By: 
Xilinx

One of the most important factors in getting the maximum performance from any FPGA design is proper coding of the design’s RTL description. Certain seemingly minor decisions made while crafting an RTL-level design can mean the difference between a design operating at less than 100 MHz and one operating at more than 400 MHz.

Keywords / Tags defining the Whitepaper/Whitepapers: 
Virtex-4, Spartan-3/3L, and Spartan-3E

Facebook  Twitter  Linkedin  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook