World's Largest FPGA/CPLD Portal
Poll
What is your preferred platform for FPGA Design Flow ?
Windows
54%
Linux
37%
Solaris
1%
Mixed
3%
Other
1%
No preference
4%
Total votes: 3716
WP228 - Using Non-standard Voltages with CoolRunner-II CPLDs
Whitepaper By:
Xilinx Xilinx CoolRunnerTM-II CPLDs support the 5%) and 3.0V (+/- 5%) I/O levels with the Xilinx CoolRunner-II CPLDs. The document also provides guidance in the operation of Xilinx CoolRunner-II CPLDs at non-standard voltages. The I/Os are designed such that they will not physically break by applying voltages not specified in the data sheet, but because we do not test the parts at these levels during production, Xilinx cannot make guarantees.
Whitepaper:
Keywords / Tags defining the Whitepaper/Whitepapers:
CoolRunner-II CPLDs - Will not want to choose the original firm the time you needing cash advance
- Less than perfect credit does not you can not receive a money advance
- Distribute your trusty finances due to visit to repay the student loan
- Est-ce nécessaire près octroyer l'accès fondés légers à manifestes jeux parmi raie
- Pourquoi les jeux selon barre auprès les infimes doivent être retour que
Check out FPGA related videos
Find Us On Facebook
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location. Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Central, Programmable logic, LUT, VLSI, SoC, Journal
Privacy Policy || Terms of Use
 |
 |