Poll
Practical steps for FPGA system debug, validation, and serial link tuning
This webcast will focus on the latest industry advances, and highlight how to take advantage of the higher FPGA fabric and I/O speeds to create more powerful measurement cores. In addition, you will see how to quickly debug and validate with automated FPGA focused logic analyzer measurements. Finally, for those designing high-speed serial links, steps will be outlined on how to use a new tool to automate link "tuning" through transmitter pre-emphasis and receiver equalization optimization.
Check out FPGA related videos
Find Us On Facebook
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location. Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Central, Programmable logic, LUT, VLSI, SoC, Journal
Privacy Policy || Terms of Use
 |
 |