Platinum Sponsor
Featured Article
ESC - Embedded System Conference - Silicon Valley, CA
Apr 26 2010 8:00 amApr 29 2010 6:00 pmESC is the fastest-growing embedded event in the world, with events happening year-round in locations as Silicon Valley, Boston, India, the UK and France.
FPGA Poll & Survey
Planet FPGA - All FPGA blogs at one place
Tutorial
Static Timing Analysis Techniques for FPGAs
Static Timing Analysis (STA) is an important step in analyzing the performance of a design. Lattice's ispLEVER STA tools support both pre- and post-layout STA and constraints setting. STA is much faster than timing-driven gate-level simulation and does not require stimulus vector generation. Unlike dynamic analysis, the quality of the static approach is independent of the quality of stimulus vectors. This webcast covers concepts and techniques of STA and practical examples including sample reports, describing timing exceptions, multicycle paths, and hold-time analysis.
Upcoming FPGA Events
- Accelerating Custom IC Layout with IC Station - San Jose, CA(Event or Conferences)(2 days)
- RocketLaunch webinar(Webcast)(4 days)
- How Physical Implementation realizes Power Intent Web Seminar(Webcast)(9 days)
- U2U - User 2 User conference - Santa Clara, CA(Event or Conferences)(16 days)
- RocketLaunch webinar(Webcast)(23 days)
Copyright 2008 @ FPGA Central. All rights reserved.
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location.
Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Centeral, Programmable logic, LUT, VLSI, SoC, Journal
Terms Of Use | Privacy Policy | About Us | Add to Site | Advertise with Us | Blog | Feedback | Powered By Lamingo Creator of eLagaan
  