Poll

What is your preferred platform for FPGA Design Flow ?:

Minimize SSN and Jitter with Advanced Transceiver Technology

Webcast Vendor: 
Altera

As data rates and the number of transceiver channels in advanced FPGAs increase, it’s increasingly important that the FPGA is designed to properly isolate analog and digital sources. This webcast presents available architectural advantages, and describes how those advantages minimize the effects of simultaneous switching noise (SSN) and jitter.

View this webcast to learn:

* The basics of SSN and jitter
* The relationship between SSN and jitter, and how one affects the other
* How advanced transceiver architectures can minimize SSN and jitter

Watch Webcast Now: 

Facebook  Twitter  Linkedin  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook