Platinum Sponsor
Featured Article
ESC - Embedded System Conference - Silicon Valley, CA
Apr 26 2010 8:00 amApr 29 2010 6:00 pmWhere:The San Jose McEnery Convention Center, San Jose, CAESC is the fastest-growing embedded event in the world, with events happening year-round in locations as Silicon Valley, Boston, India, the UK and France.
FPGA Poll & Survey
Planet FPGA - All FPGA blogs at one place
Tutorial
Demo Video: Interfacing 1,067-Mbps DDR3 Memory to Stratix III FPGAs
High-speed DDR3 memory design can be challenging because DDR3 introduces deliberately staggered data at higher frequencies. Without leveling built directly into an FPGA I/O structure, connecting to a DDR3 SDRAM DIMM is costly, time-consuming, and requires additional components that consume precious board space.
Stratix® III FPGAs, with their proprietary built-in I/O circuitry, reduce the challenges of high-speed DDR3 memory design. Watch this demo to see how easy it is to interface 1,067 Mbps DDR3 memories to Stratix III FPGAs.
Stratix III FPGAs:
* Feature robust DDR3 write-leveling for interfacing with high-speed DDR3 memory
* Provide I/O circuitry that is capable of high speeds and greater flexibility to support existing and emerging external memory standards
* Maintain optimal signal integrity at high data rates
High-speed DDR3 memory design can be challenging because DDR3 introduces deliberately staggered data at higher frequencies. Without leveling built directly into an FPGA I/O structure, connecting to a DDR3 SDRAM DIMM is costly, time-consuming, and requires additional components that consume precious board space.
Stratix® III FPGAs, with their proprietary built-in I/O circuitry, reduce the challenges of high-speed DDR3 memory design. Watch this demo to see how easy it is to interface 1,067 Mbps DDR3 memories to Stratix III FPGAs.
Stratix III FPGAs:
- Feature robust DDR3 write-leveling for interfacing with high-speed DDR3 memory
- Provide I/O circuitry that is capable of high speeds and greater flexibility to support existing and emerging external memory standards
- Maintain optimal signal integrity at high data rates
Get Started with Your DDR3 Memory Design
For in-depth technical information on the DDR3 memory interfacing capabilities of Stratix III FPGAs:
- Download the Utilizing Leveling Techniques in DDR3 SDRAM Memory Interfaces (PDF) white paper
- Download the Quartus® II version 7.2 software to begin designing with Stratix III FPGAs
Upcoming FPGA Events
- Xilinx DSP Design Platforms: Achieving 1000 GMACs of DSP performance with Xilinx FPGAs(Webcast)(Now)
- FPGA Virtual Summit(Webcast)(2 days)
- Accelerating Custom IC Layout with IC Station - San Jose, CA(Event or Conferences)(7 days)
- RocketLaunch webinar(Webcast)(9 days)
- How Physical Implementation realizes Power Intent Web Seminar(Webcast)(14 days)
Copyright 2008 @ FPGA Central. All rights reserved.
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location.
Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Centeral, Programmable logic, LUT, VLSI, SoC, Journal
Terms Of Use | Privacy Policy | About Us | Add to Site | Advertise with Us | Blog | Feedback | Powered By Lamingo Creator of eLagaan
  