Platinum Sponsor
Featured Article
ESC - Embedded System Conference - Silicon Valley, CA
Apr 26 2010 8:00 amApr 29 2010 6:00 pmESC is the fastest-growing embedded event in the world, with events happening year-round in locations as Silicon Valley, Boston, India, the UK and France.
FPGA Poll & Survey
Planet FPGA - All FPGA blogs at one place
Tutorial
Cut Power 100X Using CPLD Coprocessors in Portable Applications
See how designers of low-power, portable electronic products can cut their design’s power consumption by 100X with the new “zero-power†MAX IIZ CPLDs. This 30-minute webcast gives concrete examples on how to use CPLDs as coprocessors to manage and reduce power consumption in portable applications.
In this webcast, you’ll learn:
How a CPLD can be used as a low-power media coprocessor to reduce system power by as much as 100X
Nine standard system functions where using a CPLD can reduce power in portable applications
Three specialized applications that will benefit from using CPLDs
How to use the zero-power features of Altera’s new MAX IIZ CPLDs
How to get a free MAX IIZ demo board
Who Should Attend
Designers new to programmable logic or new to Altera
Consumer electronic product design engineers
Engineering and technical managers
Upcoming FPGA Events
- Accelerating Custom IC Layout with IC Station - San Jose, CA(Event or Conferences)(3 days)
- RocketLaunch webinar(Webcast)(5 days)
- How Physical Implementation realizes Power Intent Web Seminar(Webcast)(10 days)
- U2U - User 2 User conference - Santa Clara, CA(Event or Conferences)(17 days)
- RocketLaunch webinar(Webcast)(24 days)
Copyright 2008 @ FPGA Central. All rights reserved.
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location.
Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Centeral, Programmable logic, LUT, VLSI, SoC, Journal
Terms Of Use | Privacy Policy | About Us | Add to Site | Advertise with Us | Blog | Feedback | Powered By Lamingo Creator of eLagaan
  