Platinum Sponsor
Featured Article
ESC - Embedded System Conference - Silicon Valley, CA
Apr 26 2010 8:00 amApr 29 2010 6:00 pmWhere:The San Jose McEnery Convention Center, San Jose, CAESC is the fastest-growing embedded event in the world, with events happening year-round in locations as Silicon Valley, Boston, India, the UK and France.
FPGA Poll & Survey
Planet FPGA - All FPGA blogs at one place
Tutorial
Lattice
Location
Lattice Semiconductor Corporation designs, develops and markets high performance programmable logic products and related software. Programmable logic products are widely used semiconductor components that can be configured by end customers as specific logic circuits, and thus enable shorter design cycle times and reduced development costs. Our end customers are primarily original equipment manufacturers in the communications, computing, consumer, industrial, automotive, medical and military end markets.
FPGA, CPLD devices
- 7:1 LVDS Video Interface for LatticeECP2/M
- 8-bit Microcontroller - LatticeMico8
- 8b/10b Encoder/Decoder
- Advanced SDR SDRAM Controller
- Block Convolutional Encoder
- Block Viterbi Decoder
- Cascaded Integrator-Comb (CIC) Filter
- Color Space Converter
- Correlator IP Core
- CPRI
- DA-FIR Filter Generator
- DDR SDRAM Controller
- DDR SDRAM Controller - Pipelined
- DDR2 SDRAM Controller - Pipelined
- Dynamic Block Reed-Solomon Decoder
- Dynamic Block Reed-Solomon Encoder
- ECC Module
- Fast Page Mode SDRAM Controller
- FFT Compiler
- FIR Filter Generator
- Gamma Corrector
- GPON Burst Mode Receiver
- HDLC Controller
- I2C-Bus Controller Serial EEPROM
- Interleaver/De-interleaver
- ispGDX2 Multiple Port Interface
- LatticeMico32
- Least Mean Square (LMS) Adaptive Filter
- Multiple Boundary Scan Port Addressable Buffer
- Multiple Boundary Scan Port Linker
- Numerically-Controlled Oscillator
- OBSAI Demonstration Platform
- OBSAI RP3
- PCI Express x1 Endpoint - Optimized for LatticeECP2M
- PCI Express x4 Endpoint - Optimized for LatticeECP2M
- PCI Master/Target: 32-bit
- PCI Master/Target: 64-bit
- PCI Target 32-bit/33MHz
- PCI Target: 32-bit
- PCI Target: 64-bit
- POS PHY Level 3 Link
- QDR Memory Controller
- Rake Receiver
- RGMII to GMII Bridge
- Searcher
- SGMII
- Soft Error Detection IP Core
- SPI4.2
- Standard SDRAM Controller for ispMACH Devices
- Telecom Bus Bridge for SONET Cross Connect
- Ten-Gigabit Ethernet Media Access Controller
- Tri-Speed Ethernet Media Access Controller
- Turbo Decoder
- Turbo Encoder
- Universal Asynchronous Receiver/Transmitter
- UTOPIA3 ATM-RX
- UTOPIA3 ATM-TX
- UTOPIA3 PHY-RX
- UTOPIA3 PHY-TX
- WiMAX OFDM
Upcoming FPGA Events
- Accelerating Custom IC Layout with IC Station - San Jose, CA(Event or Conferences)(5 days)
- RocketLaunch webinar(Webcast)(7 days)
- How Physical Implementation realizes Power Intent Web Seminar(Webcast)(12 days)
- U2U - User 2 User conference - Santa Clara, CA(Event or Conferences)(19 days)
- RocketLaunch webinar(Webcast)(26 days)
Copyright 2008 @ FPGA Central. All rights reserved.
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location.
Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Centeral, Programmable logic, LUT, VLSI, SoC, Journal
Terms Of Use | Privacy Policy | About Us | Add to Site | Advertise with Us | Blog | Feedback | Powered By Lamingo Creator of eLagaan
  