DFC EUS FS (Alice II) Embeddable Single Board Computer with Xilinx Spartan-3E FPGA and Axis Etrax CPU
EUS FS is an "open" system board designed for industrial control and data acquisition applications. It is equipped with a 32-bit CPU working @ 200MHz (Axis Etrax FS), Xilinx Spartan 3E FPGA and support electronics. A BSP package contains Linux operating system version 2.6, driver for communication with FPGA and peripheral devices. Example FPGA cores are available in source form, along with full board documentation, schematics, layout.
The system is shipped with toolchains for Axis ETRAX and Texas Instrument MSP430 (ultra-low power microcontroller) auxiliary processor. FPGA design and synthesis tools are available from Xilinx free of charge.
Feature List
- Board dimensions 85 x 55 mm (3.35 x 2.175" )
- 200 MHz, 32 bit Axis Etrax FS processor
- 32 MByte SDRAM for CPU (up to 256 MByte possible)
- 64 MByte Flash (8 - 64 MByte possible)
- FPGA Spartan 3E - XC3S500E connected directly on the CPU bus (XC3S500-1600E possible)
- 64 MByte dedicated independent DDR SDRAM (32 MByte - 64 MByte possible)
- Temperature, voltage and current consumption sensors implemented in MSP430 microcontroller
- Unique board serial number
- 10/100Mb Ethernet port
- 1 x USB port
- 1 x RS232 port (could be extended up to 4 ports)
- JTAG interface for FPGA (Parallel Cable IV connector)
- 91 separate input/output signals from FPGA
- IO processor, peripheral or 72 general IOs from Axis ETRAX processor
- Single power supply voltage: 5V @ 700mA (depends on configuration and USB device consumption)
- Boot over Ethernet
- Opensource bootloader
- FPGA initialization and communication tools
- OS Linux 2.6, ftp, web server, telnet
- All source code licensed under GPL
- Royalty free application development software
Check out FPGA related videos
Find Us On Facebook
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location. Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Central, Programmable logic, LUT, VLSI, SoC, Journal
Privacy Policy || Terms of Use
 |
 |