Home
World's Largest FPGA/CPLD Portal

Poll

What is your preferred platform for FPGA Design Flow ?
Windows
54%
Linux
37%
Solaris
1%
Mixed
3%
Other
1%
No preference
4%
Total votes: 3694

Virtex-5 Cyclic Redundancy Check

IP Vendor: 
Xilinx
IP Target Vendor: 
Xilinx
IP Type: 
Design
IP Category: 
Communication and Networking
IP Supported FPGA Device: 
Virtex-5 LXT
IP Description: 

"The LogiCOREâ„¢ CRC Wizard provides a LocalLink wrapper for the CRC hard macro available in the Virtexâ„¢-5 LXT devices. The CRC Wizard is used to customize the CRC block to meet a wide variety of requirements. In Virtex-5 devices, each GTP tile is paired with two CRC hard blocks. The CRC hard blocks can operate independently as two 32-bit input CRC modules (CRC32), or can be combined into a single 64-bit input CRC module (CRC64). The CRC modules use the standard 32-bit Ethernet polynomial for CRC calculation. The CRC hard blocks are independent of the transceiver blocks.

Device Family Support

Virtex-5 LXT
Software Requirement

ISE 8.2i with SP3 or later Service Pack

Key Features

LocalLink wrapper for simple user interface

Supports CRC blocks on the Virtex-5 LXT devices

Uses CRC32 polynomial

Two 32-bit input CRC modules (CRC32) can be combined into a 64-bit input CRC module (CRC64)

Easy to use framing user interface

REM bus indicates no of data bytes valid in a frame

Options to strip/include CRC value on the frame

Options to pipeline/complement/transpose user data or CRC"

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook