Poll

What is your preferred platform for FPGA Design Flow ?:

V5.0 PCI-X 64-bit/133 MHz & PCI 64-bit/33 MHz, V3.0 PCI 64-bit/(66-33MHz) & PCI 32-bit

IP Vendor: 
Xilinx
IP Target Vendor: 
Xilinx
IP Type: 
Design
IP Category: 
Bus Interface and IO
IP Supported FPGA Device: 
Spartan-3
Spartan-3A
Spartan-3E
Spartan-II
Spartan-IIE
Virtex
Virtex-4 FX
Virtex-4 LX
Virtex-4 SX
Virtex-E
Virtex-II
Virtex-II Pro
IP Description: 

"The LogiCORE PCI-X Interface Core supports the PCI-X v2.0 mode 1 specification and can provide accelerated time-to-market advantage for designers of high throughput communications systems. Xilinx provides a netlist of the LogiCORE PCI-X solution for 64-bit designs running at speeds of up to 133 MHz. This product also includes access to the V3.0 PCI64 and PCI32 LogiCOREs which enables designers to build a customized PCI solution for 64-bit or 32-bit running at speeds up to 66 MHz. By using a Xilinx Real PCI-X/PCI solution, designers are provided with an alternative to Application Specific Standard Products (ASSPs) and benefit from the flexibility and cost reduction of an FPGA. These new cores create an ideal solution for communication systems and storage area network products such as clustered servers, Ultra 3 SCSI and Fibre Channel based RAID arrays, and multi-port Gigabit devices. Refer to the data sheet for part and package support.

Device Family Support

Virtex-5 LXT

Virtex-5 LX

Virtex-4 FX

Virtex-4 LX

Virtex-4 SX

Virtex-II Pro

Virtex-II

Virtex-E

Virtex

Spartan-3E

Spartan-3

Spartan-3A

Spartan-IIE

Spartan-II

Key Features

Fully PCI-X 2.0 Mode1 compliant core, 64-bit, 133/66MHz interface with 3.3 V operation

Customizable, programmable, single-chip solution

Predefined implementation for predictable timing

Incorporates Xilinx Smart-IPâ„¢ Technology

Fully PCI 3.0 core compliant, 64/32-bit, 33 MHz PCI initiator and target interface

3.3v PCI-X operation at 33-133 MHz, 3.3V PCI operation at 0-33 MHz

Fully verified design tested with Xilinx proprietary testbench

Optional dual-port FIFOs may be added for maximum burst performance

Integrated extended capabilities - PCI-X Capability Item, Power Management Capability Item, Message Signalled Interrupt Capability Item"

Facebook  Twitter  Linkedin  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook