What is your preferred platform for FPGA Design Flow ?:

UTOPIA Level 3 to Level 2 DEMUX

IP Vendor: 
IP Target Vendor: 
IP Type: 
IP Category: 
Communication and Networking
IP Supported FPGA Device: 
Acex 1K
Flex 10KE
Stratix II
IP Description: 


Conforms to UTOPIA Level 2 Version 1.0 (af-phy-0039.000) and UTOPIA 3 physical layer (PHY) interface (af-phy-0136.000) specification
One port (UTOPIA level 3) to four port (UTOPIA level 2) multiplexer
Single PHY (SPHY) operation on the side of UTOPIA level 2 and Multi-PHY (MPHY) operation on the side of UTOPIA level 3
Cell-level handshaking
Internal four-cell first-infirst-out (FIFO) buffers supported for transmit
Supports both direct status indication mode and single clav mode at the port of UTOPIA level 3
Supports both 52-byte and 54-byte mode at the ports of UTOPIA level 2
Supports both 52-byte and 56-byte mode at the port of UTOPIA level 3
Optimized for Altera FLEX® 10KE architecture
Automatically discards erroneous cell information

This megafunction is designed for adaptation of a 622 MHz physical layer (PHY) to a 2.5 GHz ATM layer. Four UTOPIA level 2 ports work as the master, connected to a 622 MHz PHY, while the UTOPIA level 3 port works as a slave, connected to a 2.5 GHz ATM layer. In this version, four UTOPIA level 2 interfaces support SPHY mode, one UTOPIA level 3 port supports MPHY mode and four sub-ports.

The UTOPIA level 3 interface works as a slave with MPHY mode supporting four sub-ports. The interface is polled by an ATM layer to determine which internal cell buffer can receive at least one cell. The ATM layer writes cells into polled cell buffer. If 52-byte mode is used, cells will be written into the cell buffer directly; otherwise, when 56-byte mode is used, the lower-word of the second double-word will be ignored (so that a 54-byte cell will be read correctly). The UTOPIA level 3 interface detects and discards cells that are too short, and discards excess words from the cells that are too long.

The UTOPIA level 2 interfaces work as a master with SPHY mode. They read cells from internal cell buffers, and send cells to PHY devices."

Facebook  Twitter  Linkedin  YouTube      RSS


Check out FPGA related videos

Find Us On Facebook