World's Largest FPGA/CPLD Portal
Poll
What is your preferred platform for FPGA Design Flow ?
Windows
54%
Linux
37%
Solaris
1%
Mixed
3%
Other
1%
No preference
4%
Total votes: 3716
Think2D Graphics Accelerator
IP Vendor:
Think Silicon Ltd
IP Code Language:
Verilog
IP Type:
Design
IP Category:
Audio, Video and Image Processing IP Description:
- Modular Design based in AMBA AHB interface for easy SoC Integration.
- AMBA AHB 1xSlave for Register Programming
- AMBA AHB 2xMaster for Connection to Framebuffer and source surfaces
- pure Synthesizable Verilog RTL
- High Performance Rending Engine 1-2 pixels/clock cycle
- Evaluation board based on Altera FPGA available
- Command List DMAs to minimise CPU overhead
- 2D Drawing Engine:
- Pixel Drawing
- Line Drawing (any direction)
- Filled Rectangles
- Colour formats
- RGBA8888
- RGB565
- RGBA5551
- RGBA4444
- Lum8
- A8
- A1
- YUV (YUY2,UYVY)
- Full Alpha Blending
- Porter-Duff Blending modes
- DirectFB Blending Modes
- Configurable Clipping Rectangle
- Destination Colour keying
- Blitter
- High performance DMA Blitter moves raster images in memory
- Image format Colour Conversion on-the-fly
- Stretching on the x and y axis
- Source Color Keying
- Supports 90, 180, 270 degrees rotation, Mirror-X Mirror-Y
- VGA/LCD Controller (optional)
- Modular Design based in AMBA AHB interface for easy SoC Integration.
- Software Library in portable ANSI C
- Linux Framebuffer Drivers
- pure Synthesizable Verilog RTL
- Can be Customized to match your requirements
Think2D is a Graphics Accelerator IP Core designed to bring high performance rendering to a range of embedded and mobile applications. It is a highly optimised core that accelerates with impressive performance commonly used graphics functions including image transfers, image scaling, drawing filled rectangles and lines while performing complex blending. Available complete with Linux Framebuffer and DirectFB Drivers
- Will not want to choose the original firm the time you needing cash advance
- Less than perfect credit does not you can not receive a money advance
- Distribute your trusty finances due to visit to repay the student loan
- Est-ce nécessaire près octroyer l'accès fondés légers à manifestes jeux parmi raie
- Pourquoi les jeux selon barre auprès les infimes doivent être retour que
Check out FPGA related videos
Find Us On Facebook
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location. Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Central, Programmable logic, LUT, VLSI, SoC, Journal
Privacy Policy || Terms of Use
 |
 |