Poll

What is your preferred platform for FPGA Design Flow ?
Windows
55%
Linux
36%
Solaris
1%
Mixed
2%
Other
1%
No preference
4%
Total votes: 4783

ADX 216 - ADC Interleaving IP

ADX 216
IP Vendor: 
SP Devices
IP Target Vendor: 
Xilinx
IP Type: 
Design
IP Category: 
Audio, Video and Image Processing
IP Supported FPGA Device: 
Virtex-5 FXT
Virtex-5 LX
Virtex-5 LXT
Virtex-5 SXT
IP Description: 

When implemented on a Xilinx Virtex 5 SX series FPGA in combination with two off?the?shelf 550MSPS ADC components, for example, the ADX 216 can deliver world?leading 1100 MSPS ADC system performance. This performance is simply not possible using standard components. Sampling rates are limited by the FPGA used and not by the IP-block. Much higher sampling rates can be achieved when implemented on silicon.

The ADX 216 is a two-channel, full 16?bit time-interleaving IP block that extends system ADC performance by digitally post-processing the output data streams of two off-the-shelf or embedded ADC components.

Facebook  Twitter  Linkedin  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook